




# Turning Timing Differences into Data Leakage


**Daniel Weber, Michael Schwarz**

December 6, 2022

CISPA Helmholtz Center for Information Security




CPU Caches



CPU Caches



Stealthy Communication




CPU Caches



Stealthy Communication




Leaking Inaccessible Data



## Hardware/Software Requirements:

- x86 CPU



## Hardware/Software Requirements:

- x86 CPU
- Linux installation



## Hardware/Software Requirements:

- x86 CPU
- Linux installation
- Installed tools: `python3`, `gcc`, `make`
- Installed Python package: `matplotlib`



- Modern CPUs contain multiple **microarchitectural elements**







- Modern CPUs contain multiple **microarchitectural elements**
- **Transparent** for the programmer



- Modern CPUs contain multiple **microarchitectural elements**
- **Transparent** for the programmer
- **Optimize** for performance, power consumption, . . .



```
printf("%d", i);  
printf("%d", i);
```



```
printf("%d", i);
```

```
printf("%d", i);
```


*Cache miss*




```
printf("%d", i);
```


```
printf("%d", i);
```


Cache miss



Request












# CPU Optimization: Cache




# CPU Optimization: Cache





Does that really work?



Does that really work?  
Can we **observe** these effects?



## 1) Time cache hits



- 1) Time cache hits
- 2) Time cache misses



- 1) Time cache hits
- 2) Time cache misses
- 3) Plot the timings

# What Building Blocks do we need?



- **BB 1:** Bring memory **into** the cache



# What Building Blocks do we need?



- **BB 1:** Bring memory **into** the cache
- **BB 2:** **Remove** memory from the cache

# What Building Blocks do we need?




- **BB 1:** Bring memory **into** the cache
- **BB 2:** **Remove** memory from the cache
- **BB 3:** High-precision **time measurements**




How do we bring **memory** into the cache?

# BB 1: Bring memory into the cache



# BB 1: Bring memory into the cache



Easy! Just **access it**



How do we **remove memory** from the cache?

## BB2: Remove Memory from the Cache




- Caches are limited in size
- Access **many other addresses**
- Original entry will be evicted

## BB2: Remove Memory from the Cache



- Caches are limited in size
  - Access **many other addresses**
  - Original entry will be evicted
- Special **cache-maintenance instructions**
  - `CLFLUSH [rax]` and `CLFLUSHOPT [rax]`





How do we get **high-precision time measurements**?



- x86 has two **instructions**: `rdtsc` and `rdtscp`




- x86 has two **instructions**: `rdtsc` and `rdtscp`
  - Reads the processor's **time-stamp counter**
- CPU cycles since reset



- x86 has two **instructions**: `rdtsc` and `rdtscp`
  - Reads the processor's **time-stamp counter**
- CPU cycles since reset
- Highly accurate (**nanoseconds**), low overhead

```
1  [ ... ]  
2  rdtsc  
3  function()  
4  rdtsc  
5  [ ... ]
```



What about out-of-order execution?

**Out-of-order execution** → different possibilities



```
1  rdtsc          rdtsc          rdtsc
2  function()    [ ... ]          rdtsc
3  [ ... ]      rdtsc          function()
4  rdtsc        function()    [ ... ]
```



- **Pseudo-serializing** instruction `rdtscp` (recent CPUs)





- **Pseudo-serializing** instruction `rdtscp` (recent CPUs)
- **Serializing** instructions like `cuid`



- **Pseudo-serializing** instruction `rdtscp` (recent CPUs)
- **Serializing** instructions like `cpuid`
- **Fences** like `mfence`



- **Pseudo-serializing** instruction `rdtscp` (recent CPUs)
- **Serializing** instructions like `cpuid`
- **Fences** like `mfence`

Intel, *How to Benchmark Code Execution Times on Intel IA-32 and IA-64 Instruction Set Architectures White Paper*, December 2010.

## BB3: High-Precision Time Measurements (Accurate)

```
1 [ ... ]  
2 mfence  
3 rdtsc  
4 mfence  
5 function()  
6 mfence  
7 rdtsc  
8 mfence  
9 [ ... ]
```



We got **all building blocks!**  
Let's get our hands dirty!

# Exercise 1: Observing CPU Caches



## The Task:

Build a histogram for cache hits and misses.



## The Task:

Build a histogram for cache hits and misses.

## Hints for better results:

- Connect your laptop to power
- Close unrelated programs




## Exercise 1:

# Observing CPU Caches

(<https://challenge.attacking.systems/cpu-caches.tar.gz>)



# Mission Accomplished: Observing CPU Caches






Can we do something with that?

Sender

...  
D (0x44)  
E (0x45)  
F (0x46)  
G (0x47)  
H (0x48)  
I (0x49)  
...

Last-level cache



Receiver

Sender

Last-level cache

Receiver

...

D (0x44)

E (0x45)


F (0x46)

G (0x47)

H (0x48)

I (0x49)

...



← flush

← flush

← flush

← flush

← flush

← flush

← flush

← flush

Sender

...

D (0x44)

E (0x45)

F (0x46)


**G (0x47)**

H (0x48)

I (0x49)

...

Last-level cache



Receiver

Sender

Last-level cache

Receiver

...

D (0x44)

E (0x45)


F (0x46)

**G (0x47)** → reload →

H (0x48)

I (0x49)

...



Sender

...

D (0x44)

E (0x45)

F (0x46)


G (0x47)

H (0x48)

I (0x49)

...

Last-level cache




Receiver

Sender

Last-level cache

Receiver

...  
D (0x44)  
E (0x45)  
F (0x46)  
G (0x47)  
H (0x48)  
I (0x49)  
...







Sender

...  
D (0x44)  
E (0x45)  
F (0x46)  
G (0x47)  
H (0x48)  
I (0x49)  
...

Last-level cache



Receiver




Sender

Last-level cache

Receiver

...  
D (0x44)  
E (0x45)  
F (0x46)  
G (0x47)  
H (0x48)  
I (0x49)  
...



← flush  
← flush  
← flush  
← flush  
← flush  
← flush  
← flush  
← flush

Sender

...

D (0x44)

E (0x45)

**F (0x46)**


G (0x47)

H (0x48)

I (0x49)

...

Last-level cache



Receiver

Sender

Last-level cache

Receiver

...

D (0x44)

E (0x45)


**F (0x46)** → reload →

G (0x47)

H (0x48)

I (0x49)


...




Sender

...  
D (0x44)  
E (0x45)  
**F (0x46)**  
G (0x47)  
H (0x48)  
I (0x49)  
...

Last-level cache



Receiver



- CPUs optimize **recognizable access** patterns

- CPUs optimize **recognizable access** patterns
- Pattern detected → **prefetch next** addresses

- CPUs optimize **recognizable access** patterns
- Pattern detected → **prefetch next** addresses

```
for (size_t i = 0; i < 10; i++) {  
    // CPU will prefetch arr[i+1] -> Cache hits  
    sum += arr[i];  
}
```



- CPUs optimize **recognizable access** patterns
- Pattern detected → **prefetch next** addresses


```
for (size_t i = 0; i < 10; i++) {  
    // CPU will prefetch arr[i+1] -> Cache hits  
    sum += arr[i];  
}
```

→ **Permutate** your accesses!

- CPUs optimize **recognizable access** patterns
- Pattern detected → **prefetch next** addresses

```
for (size_t i = 0; i < 10; i++) {  
    // CPU will prefetch arr[i+1] -> Cache hits  
    sum += arr[i];  
}
```

- **Permutate** your accesses!
- Shift indices by **4096B**



Let's try this out!

## Exercise 2: Covert Communication

### The Task:

Build a covert communication channel using the CPU cache.





### The Task:

Build a covert communication channel using the CPU cache.

### Hints for better results:

- Connect your laptop to power
- Close unrelated programs



### The Task:

Build a covert communication channel using the CPU cache.

### Hints for better results:


- Connect your laptop to power
- Close unrelated programs
- Use `permutate_index` function to prevent prefetch effects



## Exercise 2:


# Stealthy Communication

(<https://challenge.attacking.systems/covert.tar.gz>)




- Encoding data in the CPU cache






- Encoding data in the CPU cache
- Decoding from another process




- Encoding data in the CPU cache
  - Decoding from another process
- **Stealthy Communication** between 2 processes




What happens if the sending party is a benign process?



**Step 1:** Attacker maps shared library (shared memory, in cache)




**Step 1:** Attacker maps shared library (shared memory, in cache)



**Step 1:** Attacker maps shared library (shared memory, in cache)


**Step 2:** Attacker **flushes** the shared cache line



**Step 1:** Attacker maps shared library (shared memory, in cache)

**Step 2:** Attacker **flushes** the shared cache line

**Step 3:** Victim loads the data



**Step 1:** Attacker maps shared library (shared memory, in cache)

**Step 2:** Attacker **flushes** the shared cache line

**Step 3:** Victim loads the data

**Step 4:** Attacker measures the access time to **reload** the data





- **Build covert communication channels**



- Build **covert communication channels**
- **Monitor** function calls of **other applications**



- Build **covert communication channels**
- **Monitor** function calls of **other applications**
- Leak **cryptographic keys**



- Build **covert communication channels**
- **Monitor** function calls of **other applications**
- Leak **cryptographic keys**
- Leak information from **co-located virtual machines**
- ...



Can we leak something else than meta data?





Can we leak something else than meta data?  
Perhaps **real data**?


```
if x > *min_ptr
```


```
if x > *min_ptr
    then
    y = x * 2
    z = x * y
    return z * y
```



































Maybe transient execution leaves **traces in the microarchitecture?**


```
x = 42  
x_ptr = &x  
flush(x_ptr)  
if x > *min_ptr
```





```
x = 42  
x_ptr = &x  
flush(x_ptr)  
if x > *min_ptr
```


then  
↙



```
y = *x_ptr  
z = x * y  
return z * y
```









```
x = 42
x_ptr = &x
flush(x_ptr)
if x > *min_ptr
  then
    y = *x_ptr
    z = x * y
    return z * y
  else
    y = 1 * 2
    z = 1 * y
    return z * y
```





























```
x = 42
x_ptr = &x
flush(x_ptr)
if x > *min_ptr
  then
    y = *x_ptr
    z = x * y
    return z * y
  else
    y = 1 * 2
    z = 1 * y
    return z * y
```








```
x = 42
x_ptr = &x
flush(x_ptr)
if x > *min_ptr
  then
    y = *x_ptr
    z = x * y
    return z * y
  else
    y = 1 * 2
    z = 1 * y
    return z * y
```

Branch: False





Transient execution **does leave traces** in the microarchitecture!

`index = 0`


Shared Memory


	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z





Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	










`index = 1`

Shared Memory


	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

```
if (index < 4)
  then glyph[data[index]]
  else {}
```





Memory


D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	















`index = 2`


Shared Memory


	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z





Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	















`index = 3`


Shared Memory


	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z





Memory


D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	












`index = 4`


Shared Memory


	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z




Memory


D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	












index = 4


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z



Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	





Let's leak some data!

## Exercise 3: When Predictions go Wrong

### The Task:

Leak the secret password by exploiting the victim API.



## Exercise 3: When Predictions go Wrong



### The Task:

Leak the secret password by exploiting the victim API.

### Hints for better results:

- Connect your laptop to power
- Close unrelated programs
- Use `permutate_index` function to prevent prefetch effects

## Exercise 3: When Predictions go Wrong



### The Task:

Leak the secret password by exploiting the victim API.

### Hints for better results:

- Connect your laptop to power
- Close unrelated programs
- Use `permutate_index` function to prevent prefetch effects
- Be patient!



## Exercise 3:

### When Predictions go Wrong

(<https://challenge.attacking.systems/spectre.tar.gz>)



## Mission Accomplished: Leaking actual data



- Branch predictor mistrained

## Mission Accomplished: Leaking actual data




- Branch predictor mistrained
- Data encoded in CPU cache

## Mission Accomplished: Leaking actual data




- Branch predictor mistrained
- Data encoded in CPU cache


→ **Inaccessible data leaked** through transient execution




## Observe Optimizations




Observe Optimizations



Leak Access Patterns  
(Meta Data)




Observe Optimizations




Leak Access Patterns  
(Meta Data)



Leaking Inaccessible Data



Observe Optimizations



Leak Access Patterns  
(Meta Data)



Leaking Inaccessible Data

**CPU optimizations can lead to severe data leakage!**



# Turning Timing Differences into Data Leakage

**Daniel Weber, Michael Schwarz**

December 6, 2022

CISPA Helmholtz Center for Information Security





- Icons and Images from [storystset.com](https://www.storystset.com) and [thenounproject.com](https://thenounproject.com)
- Some Animations from Moritz Lipp