


SGX - Secure Enclaves als Angriffsvektor



Daniel Gruss, Michael Schwarz, Moritz Lipp



October 1, 2019 - IKT-Sicherheitskonferenz


Graz University of Technology


















Application





Application













Application







- Enclaves are black boxes



- Enclaves are black boxes
- Protected from all applications and OS



- Enclaves are black boxes
- Protected from all applications and OS
- What if they contain malicious code?



- Enclaves are black boxes
- Protected from all applications and OS
- What if they contain malicious code?
- Can we hide zero days?

The Invisible Things Lab's blog

Kernel, Hypervisor, Virtualization, Trusted Computing and other system-level security stuff

Monday, September 23, 2013

Thoughts on Intel's upcoming Software Guard Extensions (Part 2)

In the [first part of this article](#) published a few weeks ago, I have discussed the basics of Intel SGX technology, and also discussed challenges with using SGX for securing desktop systems, specifically focusing on the problem of trusted input and output. In this part we will look at some other aspects of Intel SGX, and we will start with a discussion of how it could be used to create a truly irreversible software.

SGX Blackboxing - Apps and malware that cannot be reverse engineered?



About Me



[Joanna Rutkowska](#)

Founder of Invisible Things Lab, Qubes OS project lead.

[View my complete profile](#)



Links

- [twitter: @rootkovska](#)
- [Qubes Project](#)

<http://theinvisiblethings.blogspot.com/2013/09/thoughts-on-intels-upcoming-software.html>

Intel's Statement

[...] Intel is aware of this **research which is based upon assumptions that are outside the threat model** for Intel SGX. The value of Intel SGX is to execute code in a protected enclave; however, Intel SGX does not guarantee that the code executed in the enclave is from a trusted source [...]



Classical exploits cannot be mounted within SGX:



Classical exploits cannot be mounted within SGX:

- No **syscalls**



Classical exploits cannot be mounted within SGX:

- No **syscalls**
- No **shared memory/libraries**



Classical exploits cannot be mounted within SGX:

- No **syscalls**
- No **shared memory/libraries**
- No **interprocess communication**



Classical exploits cannot be mounted within SGX:

- No **syscalls**
- No **shared memory/libraries**
- No **interprocess communication**
- Blocked instructions




- Side-channel attacks from SGX [Sch+17]




- Side-channel attacks from SGX [Sch+17]
- Fault attacks from SGX [Gru+18; Jan+17]




- Side-channel attacks from SGX [Sch+17]
- Fault attacks from SGX [Gru+18; Jan+17]
- No real exploits from SGX so far



- SGX enclaves run on CPU





- SGX enclaves run on CPU
- **Shared** hardware resources





- SGX enclaves run on CPU
- **Shared** hardware resources
- **Spy** on the system (resource utilization)



```
printf("%d", i);  
printf("%d", i);
```





```
printf("%d", i);  
printf("%d", i);
```


Cache miss








































$$M = C^d \bmod n$$




$$M = C^d \pmod n$$

1 1 0 0 1 1 0 ...

$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}} \times \underbrace{C}_{\text{multiply}}$$





$$M = C^d \pmod n$$

1 1 0 0 1 1 0 ...

$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}} \times \underbrace{C}_{\text{multiply}}$$

$$M = C^d \pmod n$$


1 1 0 0 1 1 0 ...

$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}} \times \underbrace{C}_{\text{multiply}}$$

$$M = C^d \bmod n$$

$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}}$$


Raw Prime+Probe trace...



Malware Guard Extension: Using SGX to Conceal Cache Attacks.

Michael Schwarz, Samuel Weiser, Daniel Gruss, Clémentine Maurice, Stefan Mangard. DIMVA'17


...processed with a simple moving average...



Malware Guard Extension: Using SGX to Conceal Cache Attacks.

Michael Schwarz, Samuel Weiser, Daniel Gruss, Clémentine Maurice, Stefan Mangard. DIMVA'17


...allows to clearly see the bits of the exponent





Malware Guard Extension: Using SGX to Conceal Cache Attacks.

Michael Schwarz, Samuel Weiser, Daniel Gruss, Clémentine Maurice, Stefan Mangard. DIMVA'17

Full recovery of a 4096-bit RSA key in approximately 5 minutes









- Side-channel attacks from SGX possible



- Side-channel attacks from SGX possible
- Allow attacker to spy on meta data



- Side-channel attacks from SGX possible
- Allow attacker to spy on meta data
- Completely hide an attack



- Cache attacks preventable on **source level**



- Cache attacks preventable on **source level**
- **Side-channel resistant** crypto



- Cache attacks preventable on **source level**
- **Side-channel resistant** crypto
- Default in most crypto libraries







- What happens if a bit flips in the EPC?



- What happens if a bit flips in the EPC?
- Integrity check will fail!



- What happens if a bit flips in the EPC?
 - Integrity check will fail!
- Locks up the memory controller



- What happens if a bit flips in the EPC?
- Integrity check will fail!
- Locks up the memory controller
- Not a single further memory access!



- What happens if a bit flips in the EPC?
- Integrity check will fail!
- Locks up the memory controller
- Not a single further memory access!
- System halts immediately



- If a malicious enclave induces a bit flip, ...





- If a malicious enclave induces a bit flip, ...
- ... the entire machine halts






- If a malicious enclave induces a bit flip, ...
- ... the entire machine halts
- ... including co-located tenants





- If a malicious enclave induces a bit flip, ...
- ... the entire machine halts
- ... including co-located tenants
- **Denial-of-Service Attacks in the Cloud** [Gru+18; Jan+17]










Cells leak faster upon proximate accesses → Rowhammer



Cells leak faster upon proximate accesses → Rowhammer



Cells leak faster upon proximate accesses → Rowhammer



bit flips in row 2!



Cells leak faster upon proximate accesses → Rowhammer



- 85% affected (estimation 2014)
- 52% affected (estimation 2015)



- 85% affected (estimation 2014)
- 52% affected (estimation 2015)



- First believed to be safe
- We showed bit flips in 2016
- 67% affected (estimation 2016)




- Dangerous attacks but **difficult** in practice



- Dangerous attacks but **difficult** in practice
- More relevant: **zero days** in enclaves





- Dangerous attacks but **difficult** in practice
 - More relevant: **zero days** in enclaves
- Super malware





TEE-REX


Trusted Execution Environment Return-oriented-programming Exploit



















- Enclave can access host memory...



- Enclave can access host memory...
- ...but crashes on invalid access



- Enclave can access host memory...
- ...but crashes on invalid access
- No syscall or exception handler available



- Intel TSX: hardware transactional memory



- Intel TSX: hardware transactional memory
- Multiple reads and writes are atomic



- Intel TSX: **hardware transactional memory**
- Multiple reads and writes are **atomic**
- Operations in a transaction



- Intel TSX: **hardware transactional memory**
- Multiple reads and writes are **atomic**
- Operations in a transaction
- **Conflict** → abort and **roll back**




- Intel TSX: **hardware transactional memory**
- Multiple reads and writes are **atomic**
- Operations in a transaction
- **Conflict** → abort and **roll back**
- Faults are **suppressed**

Thread 0

Cache

Thread 1




Thread 0

xbegin


xend


else path
of xbegin


Cache




Thread 1











- Segmentation fault is a **fault**



- Segmentation fault is a **fault**
- Suppressed in TSX transaction




- Segmentation fault is a **fault**
- Suppressed in TSX transaction
- **Abort code** → “don’t try again”




- Segmentation fault is a **fault**
- Suppressed in TSX transaction
- **Abort code** → “don’t try again”
- Valid page → transaction **succeeds**


Host Memory




Host Memory




Host Memory




Host Memory




Host Memory





Host Memory



Host Memory



Host Memory





- Entire memory: 45 min



- Entire memory: 45 min
- Start from saved RIP/RSP: few seconds



- Entire memory: 45 min
- Start from saved RIP/RSP: few seconds
- Undetectable by OS



- Entire memory: 45 min
- Start from saved RIP/RSP: few seconds
- Undetectable by OS
- Used to find ROP gadgets



- Write to mapped page...



- Write to mapped page...
- ...abort immediately




- **Write** to mapped page...
 - ...**abort** immediately
- No architectural write




- **Write** to mapped page...
 - ...**abort** immediately
- No architectural write
- **Abort** code → explicit or implicit


Host Memory




Host Memory



Host Memory



Host Memory





- TAP+CLAW → find **writable** memory



- TAP+CLAW → find **writable** memory
- Robust write-anything-anywhere primitive



- TAP+CLAW → find **writable** memory
- Robust write-anything-anywhere primitive
- Store malicious **payload**



1. **TAP**: find ROP gadgets




1. **TAP**: find ROP gadgets
2. **CLAW**: find writable memory (data cave)





1. **TAP**: find ROP gadgets
2. **CLAW**: find writable memory (data cave)
3. **Inject** ROP gadgets into host stack





1. **TAP**: find ROP gadgets
2. **CLAW**: find writable memory (data cave)
3. **Inject** ROP gadgets into host stack
4. **Profit!**
















64.8 MB writable data
mprotect ROP gadgets




Several pages writable data
mprotect ROP gadgets




- Remote attestation + dynamic loading → no emulation, no binary



- Remote attestation + dynamic loading → no emulation, no binary
- Host continues normally → (nearly) no traces



- Remote attestation + dynamic loading → no emulation, no binary
- Host continues normally → (nearly) no traces
- Trigger-based → **plausible deniability**



- Remote attestation + dynamic loading → no emulation, no binary
 - Host continues normally → (nearly) no traces
 - Trigger-based → plausible deniability
- Securely and stealthily deploying zero days

mschwarz@t480sms2 /tmp/sgxrop %

|



`https://github.com/IAIK/SGXROP`



- **Asymmetric** threat model



- **Asymmetric** threat model
- Enclaves **assumed** always **benign**



- **Asymmetric** threat model
- Enclaves **assumed** always **benign**
- Not realistic in most scenarios



- **Asymmetric** threat model
- Enclaves **assumed** always **benign**
- Not realistic in most scenarios
- Full memory access avoidable → **reduce** attack **surface**



Takeaways

- Asymmetric **threat model** in SGX fosters malware
- SGX **hides** and protects malware
- Easy to **port existing** malware to SGX ROP

Thank you!

SGX - Secure Enclaves als Angriffsvektor

Michael Schwarz (@misc0110), Samuel Weiser, Daniel Gruss

October 1, 2019 - IKT-Sicherheitskonferenz

Graz University of Technology



D. Gruss, M. Lipp, M. Schwarz, D. Genkin, J. Juffinger, S. O'Connell, W. Schoechl, and Y. Yarom. Another Flip in the Wall of Rowhammer Defenses. In: S&P. 2018.



Y. Jang, J. Lee, S. Lee, and T. Kim. SGX-Bomb: Locking Down the Processor via Rowhammer Attack. In: SysTEX. 2017.



M. Schwarz, D. Gruss, S. Weiser, C. Maurice, and S. Mangard. Malware Guard Extension: Using SGX to Conceal Cache Attacks. In: DIMVA. 2017.