

Side-Channel Lab I

Michael Schwarz

Security Week Graz 2019







- everyday hardware: servers, workstations, laptops, smartphones. . .



- everyday hardware: servers, workstations, laptops, smartphones. . .
- **remote side-channel attacks**

- **safe software** infrastructure → no bugs, e.g., Heartbleed


- **safe software** infrastructure → no bugs, e.g., Heartbleed
- does not mean safe execution

- **safe software** infrastructure → no bugs, e.g., Heartbleed
- does not mean safe execution
- information **leaks** because of the **hardware** it runs on

- **safe software** infrastructure → no bugs, e.g., Heartbleed
- does not mean safe execution
- information **leaks** because of the **hardware** it runs on
- no “bug” in the sense of a mistake → lots of performance optimizations

- **safe software** infrastructure → no bugs, e.g., Heartbleed
- does not mean safe execution
- information **leaks** because of the **hardware** it runs on
- no “bug” in the sense of a mistake → lots of performance optimizations

→ crypto and sensitive info., e.g., keystrokes and mouse movements



- shared across cores

- shared across cores
- fast

- shared across cores
 - fast
- fast cross-core attacks!


- caches improve performance


- caches improve performance
- SRAM is expensive → small caches


- caches improve performance
- SRAM is expensive → small caches
- different timings for memory accesses

- caches improve performance
- SRAM is expensive → small caches
- different timings for memory accesses
 - data is **cached** → cache hit → **fast**


- caches improve performance
- SRAM is expensive → small caches
- different timings for memory accesses
 - data is **cached** → cache hit → **fast**
 - data is **not cached** → cache miss → **slow**









- L1 and L2 are private




- L1 and L2 are private
- last-level cache:




- L1 and L2 are private
- last-level cache:
 - divided in **slices**




- L1 and L2 are private
- last-level cache:
 - divided in **slices**
 - **shared** across cores




- L1 and L2 are private
- last-level cache:
 - divided in **slices**
 - **shared** across cores
 - **inclusive**




- **inclusive** LLC: superset of L1 and L2




- **inclusive** LLC: superset of L1 and L2




- **inclusive LLC**: superset of L1 and L2



- **inclusive** LLC: superset of L1 and L2



- **inclusive** LLC: superset of L1 and L2
- data evicted from the LLC is also evicted from L1 and L2



- **inclusive** LLC: superset of L1 and L2
- data evicted from the LLC is also evicted from L1 and L2
- a core can **evict lines** in the private L1 of **another core**

On current Intel CPUs:

- Registers: 0-1 cycle

On current Intel CPUs:

- Registers: 0-1 cycle
- L1 cache: 4 cycles

On current Intel CPUs:

- Registers: 0-1 cycle
- L1 cache: 4 cycles
- L2 cache: 12 cycles

On current Intel CPUs:

- Registers: 0-1 cycle
- L1 cache: 4 cycles
- L2 cache: 12 cycles
- L3 cache: 26-31 cycles

On current Intel CPUs:

- Registers: 0-1 cycle
- L1 cache: 4 cycles
- L2 cache: 12 cycles
- L3 cache: 26-31 cycles
- DRAM memory: >120 cycles

How every timing attack works:

- learn timing of different corner cases

How every timing attack works:

- learn timing of different corner cases
- later, we recognize these corner cases by timing only

1. build two cases: cache hits and cache misses

1. build two cases: cache hits and cache misses
2. time each case many times (get rid of noise)

1. build two cases: cache hits and cache misses
2. time each case many times (get rid of noise)
3. we have a **histogram!**

1. build two cases: cache hits and cache misses
2. time each case many times (get rid of noise)
3. we have a **histogram!**
4. find a **threshold** to distinguish the two cases

Loop:

1. measure time

Loop:

1. measure time
2. access variable (always cache **hit**)

Loop:

1. measure time
2. access variable (always cache **hit**)
3. measure time

Loop:

1. measure time
2. access variable (always cache **hit**)
3. measure time
4. update histogram with delta

Loop:

1. measure time

Loop:

1. measure time
2. access variable (always cache **miss**)

Loop:

1. measure time
2. access variable (always cache **miss**)
3. measure time

Loop:

1. measure time
2. access variable (always cache **miss**)
3. measure time
4. update histogram with delta

Loop:

1. measure time
2. access variable (always cache **miss**)
3. measure time
4. update histogram with delta
5. **flush** variable (`clflush` instruction)

Time to code

- very short timings
- `rdtsc` instruction: cycle-accurate timestamps

- very short timings
- `rdtsc` instruction: cycle-accurate timestamps

```
[...]  
rdtsc  
function()  
rdtsc  
[...]
```

- do you measure what you *think* you measure?
- **out-of-order** execution → what is really executed

- do you measure what you *think* you measure?
- **out-of-order** execution → what is really executed

rdtsc

function()

[...]

rdtsc

rdtsc

[...]

rdtsc

function()

rdtsc

rdtsc

function()

[...]


- use pseudo-serializing instruction `rdtscp` (recent CPUs)


- use pseudo-serializing instruction `rdtscp` (recent CPUs)
- and/or use serializing instructions like `cuid`

- use pseudo-serializing instruction `rdtscp` (recent CPUs)
- and/or use serializing instructions like `cpuid`
- and/or use fences like `mfence`

- use pseudo-serializing instruction `rdtscp` (recent CPUs)
- and/or use serializing instructions like `cpuid`
- and/or use fences like `mfence`

Intel, *How to Benchmark Code Execution Times on Intel IA-32 and IA-64 Instruction Set Architectures White Paper*, December 2010.






- as high as possible

- as high as possible
- most cache hits are below

- as high as possible
- most cache hits are below
- no cache miss below

- Hit → Data is fetched from buffers, L1, L2, or L3

- Hit → Data is fetched from buffers, L1, L2, or L3
- Miss → Data is fetched from DRAM



- cache attacks → exploit timing differences of memory accesses

- cache attacks → exploit timing differences of memory accesses
- attacker monitors which lines are accessed, not the content

- cache attacks → exploit timing differences of memory accesses
- attacker monitors which lines are accessed, not the content
- covert channel: two processes **communicating** with each other

- cache attacks → exploit timing differences of memory accesses
- attacker monitors which lines are accessed, not the content
- covert channel: two processes **communicating** with each other
 - **not allowed** to do so, e.g., across VMs


- cache attacks → exploit timing differences of memory accesses
- attacker monitors which lines are accessed, not the content
- covert channel: two processes **communicating** with each other
 - **not allowed** to do so, e.g., across VMs
- side-channel attack: one malicious process **spies** on benign processes

- cache attacks → exploit timing differences of memory accesses
- attacker monitors which lines are accessed, not the content
- covert channel: two processes **communicating** with each other
 - **not allowed** to do so, e.g., across VMs
- side-channel attack: one malicious process **spies** on benign processes
 - e.g., steals crypto keys, spies on keystrokes

Shared Memory


ATTACKER


flush
access





VICTIM


access


















$$M = C^d \bmod n$$

$$M = C^d \bmod n$$




Result = C

$$M = C^d \bmod n$$

1 1 0 0 1 1 0 ...

$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}} \times \underbrace{C}_{\text{multiply}}$$

$$M = C^d \bmod n$$


$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}}$$

$$M = C^d \bmod n$$

1 1 0 0 1 1 0 ...

$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}}$$

$$M = C^d \bmod n$$


1 1 0 0 1 1 0 ...

$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}} \times \underbrace{C}_{\text{multiply}}$$

$$M = C^d \bmod n$$

1 1 0 0 1 1 0 ...

$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}} \times \underbrace{C}_{\text{multiply}}$$

$$M = C^d \bmod n$$


1 1 0 0 1 1 0 ...

$$\text{Result} = \underbrace{\text{Result} \times \text{Result}}_{\text{square}}$$

Time to code

- locate **key-dependent** memory accesses

- locate **key-dependent** memory accesses
- How to locate key-dependent memory accesses?

- It's complicated:

- It's complicated:
 - Large binaries and libraries (third-party code)

- It's complicated:
 - Large binaries and libraries (third-party code)
 - Many libraries (gedit: 60MB)

- It's complicated:
 - Large binaries and libraries (third-party code)
 - Many libraries (gedit: 60MB)
 - Closed-source / unknown binaries

- It's complicated:
 - Large binaries and libraries (third-party code)
 - Many libraries (gedit: 60MB)
 - Closed-source / unknown binaries
 - Self-compiled binaries

- It's complicated:
 - Large binaries and libraries (third-party code)
 - Many libraries (gedit: 60MB)
 - Closed-source / unknown binaries
 - Self-compiled binaries
- Difficult to find **all** exploitable addresses

Profiling Phase

- Preprocessing step to find exploitable addresses automatically

Exploitation Phase

Profiling Phase

- Preprocessing step to find exploitable addresses automatically
 - w.r.t. “events” (keystrokes, encryptions, ...)

Exploitation Phase

Profiling Phase

- Preprocessing step to find exploitable addresses automatically
 - w.r.t. “events” (keystrokes, encryptions, ...)
 - called “Cache Template”

Exploitation Phase


Profiling Phase

- Preprocessing step to find exploitable addresses automatically
 - w.r.t. “events” (keystrokes, encryptions, ...)
 - called “Cache Template”


Exploitation Phase

- Monitor exploitable addresses


Attacker address space




Cache




Victim address space




Cache is empty




Attacker triggers an event



Attacker checks one address for cache hits ("Reload")




Update number of cache hits per event



Attacker flushes shared memory


Attacker address space



Cache




Victim address space




Repeat for higher accuracy


Attacker address space



Cache




Victim address space



Continue with next address


Attacker address space



Cache



Victim address space



Continue with next address

```
$> ps -A | grep gedit
$> cat /proc/<pid>/maps
00400000-00489000 r-xp 00000000 fd:01 396356
/usr/bin/gedit
7f5a96991000-7f5a96a51000 r-xp 00000000 fd:01 399365
/usr/lib/x86_64-linux-gnu/libgdk-3.so.0.2200.30
...
```

memory range, access rights, offset, -, -, file name

```
$> cd practicals/02_cache_template_attacks/  
$> make  
$> # start the targeted program (e.g., gedit)  
$> sleep 2; ./profiling /usr/lib/x86_64-linux-gnu/  
libgdk-3.so.0.2200.30
```

... and hold down a key in the target program

```
$> cd practicals/02_cache_template_attacks/  
$> make  
$> # start the targeted program (e.g., gedit)  
$> sleep 2; ./profiling /usr/lib/x86_64-linux-gnu/  
libgdk-3.so.0.2200.30
```

... and hold down a key in the target program
save addresses with peaks!

```
$> # ./spy <file> <offset>
$> ./spy /usr/lib/x86_64-linux-gnu/libgdk-3.so.0.2200.30 336896
Monitoring offset 336896
Hit #0
Hit #1
Hit #2
...
```

Time to code


```
Terminal
File Edit View Search Terminal Help
% sleep 2; ./spy 300 7f05140a4000-7f051417b000 r-xp 0x20000 08:02 26
8050 /usr/lib/x86_64-linux-gnu/gedit/libgedit.so
```


```
[Inrefetch] <DIR> 00.01.2017 14:48:49
[Inrefetch] <DIR> 14.03.2017 21:44:26
```

```
Terminal
File Edit View Search Terminal Help
shark% ./spy
```

gnome/daniel@j>

```
Untitled Document 1
Open + Save - + x
1
I
Plain Text Tab Width: 2 Ln 1, Col 1 INS
```



Example: Cache Hit Ratio for $(0x7c800, n)$: $200 / 200$






Example: Cache Hit Ratio for (0x7c800, u): 13 / 200



Distinguish `n` from other keys by monitoring `0x7c800`





D. Gruss, R. Spreitzer, and S. Mangard. Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches. In: USENIX Security Symposium. 2015.

Side-Channel Lab II

Michael Schwarz

Security Week Graz 2019

What is a **covert channel**?

- Two programs would like to communicate

What is a **covert channel**?

- Two programs would like to communicate but are **not allowed** to do so

What is a **covert channel**?

- Two programs would like to communicate but are **not allowed** to do so
 - either because there is no communication channel...

What is a **covert channel**?

- Two programs would like to communicate but are **not allowed** to do so
 - either because there is no communication channel...
 - ...or the channels are monitored and programs are stopped on communication attempts

What is a **covert channel**?

- Two programs would like to communicate but are **not allowed** to do so
 - either because there is no communication channel...
 - ...or the channels are monitored and programs are stopped on communication attempts
- Use **side channels** and stay stealthy





method	raw capacity	err. rate	true capacity	env.
F+F [Gru+16]	3968Kbps	0.840%	3690Kbps	native
F+R [Gru+16]	2384Kbps	0.005%	2382Kbps	native
E+R [Lip+16]	1141Kbps	1.100%	1041Kbps	native
P+P [Mau+17]	601Kbps	0.000%	601Kbps	native
P+P [Liu+15]	600Kbps	1.000%	552Kbps	virt
P+P [Mau+17]	362Kbps	0.000%	362Kbps	native

Sending Data (easy but inefficient)

Sender

...

D (0x44)

E (0x45)

F (0x46)


G (0x47)

H (0x48)

I (0x49)


...

Last-level cache



Receiver

Sending Data (easy but inefficient)



Sending Data (easy but inefficient)

Sender

...

D (0x44)

E (0x45)

F (0x46)


G (0x47)

H (0x48)

I (0x49)

...

Last-level cache



Receiver

Sending Data (easy but inefficient)

Sender

...

D (0x44)

E (0x45)

F (0x46)


G (0x47) → reload →

H (0x48)

I (0x49)

...

Last-level cache



Receiver

Sending Data (easy but inefficient)

Sender

...

D (0x44)

E (0x45)

F (0x46)


G (0x47)

H (0x48)

I (0x49)

...

Last-level cache



Receiver

Sending Data (easy but inefficient)

Sender

...

D (0x44)

E (0x45)

F (0x46)


G (0x47)

H (0x48)

I (0x49)

...

Last-level cache



Receiver




Sending Data (easy but inefficient)


Sender

...
D (0x44)
E (0x45)
F (0x46)
G (0x47)
H (0x48)
I (0x49)
...


Last-level cache



Receiver



Sending Data (easy but inefficient)



Sending Data (easy but inefficient)

Sender

...

D (0x44)

E (0x45)

F (0x46)


G (0x47)

H (0x48)

I (0x49)

...

Last-level cache



Receiver

Sending Data (easy but inefficient)

Sender

...

D (0x44)

E (0x45)

F (0x46) → reload


G (0x47)

H (0x48)

I (0x49)


...

Last-level cache




Receiver

Sending Data (easy but inefficient)




Time to code


Operating Systems 101




- Kernel is isolated from user space




- Kernel is isolated from user space
- This **isolation** is a combination of hardware and software




- Kernel is isolated from user space
- This **isolation** is a combination of hardware and software
- User applications cannot access anything from the kernel




- CPU support **virtual address spaces** to isolate processes




- CPU support **virtual address spaces** to isolate processes
- Physical memory is organized in **page frames**




- CPU support **virtual address spaces** to isolate processes
- Physical memory is organized in **page frames**
- Virtual memory pages are **mapped** to page frames **using page tables**






P	RW	US	WT	UC	R	D	S	G	Ignored	
Physical Page Number										
									Ignored	X

- User/Supervisor bit defines in which **privilege level** the page can be accessed




- Kernel is typically **mapped** into every address space



- Kernel is typically **mapped** into every address space
- Entire **physical memory** is mapped in the kernel



















- Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)



- Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)
- Serves as the **interface** between hardware and software




- Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)
- Serves as the **interface** between hardware and software
- Microarchitecture is an **actual implementation** of the ISA




- Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)
- Serves as the **interface** between hardware and software
- Microarchitecture is an **actual implementation** of the ISA







- Instructions are...
 - **fetched** (IF) from the L1 Instruction Cache




- Instructions are...
 - **fetched** (IF) from the L1 Instruction Cache
 - **decoded** (ID)



- Instructions are...
 - **fetched** (IF) from the L1 Instruction Cache
 - **decoded** (ID)
 - **executed** (EX) by execution units



- Instructions are...
 - **fetched** (IF) from the L1 Instruction Cache
 - **decoded** (ID)
 - **executed** (EX) by execution units
- Memory **access** is performed (MEM)



- Instructions are...
 - **fetched** (IF) from the L1 Instruction Cache
 - **decoded** (ID)
 - **executed** (EX) by execution units
- Memory **access** is performed (MEM)
- Architectural **register file** is **updated** (WB)



- Instructions are executed **in-order**



- Instructions are executed **in-order**
- Pipeline **stalls** when stages are not ready



- Instructions are executed **in-order**
- Pipeline **stalls** when stages are not ready
- If data is **not cached**, we need to wait

```
int width = 10, height = 5;

float diagonal = sqrt(width * width
                      + height * height);
int area = width * height;

printf("Area %d x %d = %d\n", width, height, area);
```

Parallelize


Dependency


```
int width = 10, height = 5;

float diagonal = sqrt(width * width
                      + height * height);

int area = width * height;


printf("Area %d x %d = %d\n", width, height, area);
```






Instructions are

- fetched and decoded in the **front-end**




Instructions are

- fetched and decoded in the **front-end**
- dispatched to the **backend**




Instructions are

- fetched and decoded in the **front-end**
- dispatched to the **backend**
- processed by **individual execution units**




Instructions

- are executed **out-of-order**




Instructions

- are executed **out-of-order**
- wait until their **dependencies are ready**




Instructions

- are executed **out-of-order**
- wait until their **dependencies are ready**
 - Later instructions might execute prior earlier instructions




Instructions

- are executed **out-of-order**
- wait until their **dependencies are ready**
 - Later instructions might execute prior earlier instructions
- **retire in-order**




Instructions

- are executed **out-of-order**
- wait until their **dependencies are ready**
 - Later instructions might execute prior earlier instructions
- **retire in-order**
 - State becomes architecturally visible



Instructions

- are executed **out-of-order**
- wait until their **dependencies are ready**
 - Later instructions might execute prior earlier instructions
- **retire in-order**
 - State becomes architecturally visible
- **Exceptions** are checked during retirement



Instructions

- are executed **out-of-order**
- wait until their **dependencies are ready**
 - Later instructions might execute prior earlier instructions
- **retire in-order**
 - State becomes architecturally visible
- **Exceptions** are checked during retirement
 - Flush pipeline and recover state

The state does not become **architecturally visible**
but ...

The state does not become **architecturally visible**
but ...







- New code

```
char data = 'S'; // a "secret" value
// ...
*(volatile char*) 0;
array[data * 4096] = 0;
```



- New code

```
char data = 'S'; // a "secret" value
// ...
*(volatile char*) 0;
array[data * 4096] = 0;
```

- Luckily we know how to catch a segfault




- New code

```
char data = 'S'; // a "secret" value
// ...
*(volatile char*) 0;
array[data * 4096] = 0;
```

- Luckily we know how to catch a segfault
- Then check whether any part of array is **cached**



- Flush+Reload over all pages of the array



Time to code



- Add another **layer of indirection** to test

```
char data = *(char*) 0xffffffff81a000e0;  
array[data * 4096] = 0;
```



- Add another **layer of indirection** to test

```
char data = *(char*) 0xffffffff81a000e0;  
array[data * 4096] = 0;
```


- Check /proc/kallsyms



```
sudo cat /proc/kallsyms | grep banner
```



- Check /proc/kallsyms

```
sudo cat /proc/kallsyms | grep banner
```

- or check /proc/pid/pagemap and print address

```
printf("target: %p\n",  
      libsc_get_physical_address(ctx, vaddr));
```



- Check /proc/kallsyms

```
sudo cat /proc/kallsyms | grep banner
```

- or check /proc/pid/pagemap and print address

```
printf("target: %p\n",  
      libsc_get_physical_address(ctx, vaddr));
```

- or start at a random address and iterate

Time to code

`index = 0`

Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

```
if (index < 4)
```

then


else

```
glyph[data[index]]
```

```
}
```

Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	




Spectre-PHT (aka Spectre Variant 1)

index = 0


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z



Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	




Spectre-PHT (aka Spectre Variant 1)

index = 0


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z




Memory


D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	



Spectre-PHT (aka Spectre Variant 1)



Spectre-PHT (aka Spectre Variant 1)




index = 1

Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

```
if (index < 4)
  then glyph[data[index]]
  else {}
```



Memory


D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	

Spectre-PHT (aka Spectre Variant 1)

index = 1


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z



Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	





Spectre-PHT (aka Spectre Variant 1)


index = 1

Shared Memory


	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z



Spectre-PHT (aka Spectre Variant 1)



Spectre-PHT (aka Spectre Variant 1)



Spectre-PHT (aka Spectre Variant 1)

index = 1

Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

```
if (index < 4)
```

Execute

then


```
glyph[data[index]]
```

else

```
}
```

Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	




Spectre-PHT (aka Spectre Variant 1)

index = 2


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z



Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	




Spectre-PHT (aka Spectre Variant 1)

index = 2


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z




Memory


D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	



Spectre-PHT (aka Spectre Variant 1)



Spectre-PHT (aka Spectre Variant 1)



Spectre-PHT (aka Spectre Variant 1)

index = 2

Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

```
if (index < 4)
```

Execute

then


```
glyph[data[index]]
```

else

```
}
```

Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	




Spectre-PHT (aka Spectre Variant 1)

index = 3


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z



Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	




Spectre-PHT (aka Spectre Variant 1)


index = 3

Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z




A




Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	

Spectre-PHT (aka Spectre Variant 1)



Spectre-PHT (aka Spectre Variant 1)



Spectre-PHT (aka Spectre Variant 1)

index = 3

Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z

```
if (index < 4)
```

Execute

then


```
glyph[data[index]]
```

else

```
}
```

Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	




Spectre-PHT (aka Spectre Variant 1)

index = 4


Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z



Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	




Spectre-PHT (aka Spectre Variant 1)


index = 4

Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z




K




Memory

D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	

Spectre-PHT (aka Spectre Variant 1)



Spectre-PHT (aka Spectre Variant 1)





Spectre-PHT (aka Spectre Variant 1)

index = 4

Shared Memory

	A	B
C	D	E
F	G	H
I	J	K
L	M	N
O	P	Q
R	S	T
U	V	W
X	Y	Z




Memory


D	data[0]
A	data[1]
T	data[2]
A	data[3]
K	
E	
Y	
...	


operation #n





time
















- Many predictors in modern CPUs



- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)



- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)
 - Call/Jump destination (BTB)




- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)
 - Call/Jump destination (BTB)
 - Function return destination (RSB)





- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)
 - Call/Jump destination (BTB)
 - Function return destination (RSB)
 - Load matches previous store (STL)





- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)
 - Call/Jump destination (BTB)
 - Function return destination (RSB)
 - Load matches previous store (STL)
- Most are even shared among processes














Time to code

Side-Channel Lab II

Michael Schwarz

Security Week Graz 2019



D. Gruss, C. Maurice, K. Wagner, and S. Mangard. Flush+Flush: A Fast and Stealthy Cache Attack. In: DIMVA. 2016.



M. Lipp, D. Gruss, R. Spreitzer, C. Maurice, and S. Mangard. ARMageddon: Cache Attacks on Mobile Devices. In: USENIX Security Symposium. 2016.



F. Liu, Y. Yarom, Q. Ge, G. Heiser, and R. B. Lee. Last-Level Cache Side-Channel Attacks are Practical. In: S&P. 2015.



C. Maurice, M. Weber, M. Schwarz, L. Giner, D. Gruss, C. Alberto Boano, S. Mangard, and K. Römer. Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud. In: NDSS. 2017.